



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/065,566	10/31/2002	Yi-chen Chang	9747-US-PA	7637
31561 75	590 10/01/2004	•	EXAMINER	
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE			LEFLORE, LAUREL E	
7 FLOOR-1, N ROOSEVELT	IO. 100 ROAD, SECTION 2			PAPER NUMBER
TAIPEI, 100		2673		
TAIWAN			DATE MAILED: 10/01/2004	3

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/065,566	CHANG, YI-CHEN				
Office Action Summary	Examiner	Art Unit				
	Laurel E LeFlore	2673				
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet w	vith the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perion - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a septy within the statutory minimum of the dwill apply and will expire SIX (6) MC tute, cause the application to become A	reply be timely filed irty (30) days will be considered timely. INTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on						
2a) This action is FINAL . 2b) ⊠ Th	·					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) ☐ Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdrest is/are allowed. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-20 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	rawn from consideration.					
Application Papers						
9) The specification is objected to by the Exami 10) The drawing(s) filed on 31 October 2002 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction. The oath or declaration is objected to by the	re: a) accepted or b) accepted or b) accepted or b) accepted in abeyarection is required if the drawing.	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).	· .			
Priority under 35 U.S.C. § 119		%				
12) Acknowledgment is made of a claim for foreignation a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a li	ents have been received. ents have been received in riority documents have bee eau (PCT Rule 17.2(a)).	Application No n received in this National Stage				
Attachment(s)						
Attachment(s) 1) Notice of References Cited (PTO-892)	4) Interview	Summary (PTO-413)				
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date	Paper No	o(s)/Mail Date Informal Patent Application (PTO-152)	•			

Art Unit: 2673

DETAILED ACTION

Specification

The disclosure is objected to because of the following informalities: At the beginning of paragraph [0015], "he" should be "The". Paragraph [0022] discloses, "Fig. 2 is a timing diagram showing...Vg2". However, Vg2 is not depicted in figure 2.

Drawings

Appropriate correction is required.

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the discharging unit coupled to a ground potential, the discharging unit coupled to a negative voltage and the light-emitting device including a molecular light-emitting diode must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement

Art Unit: 2673

Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1-5, 7, 8, 10, 12-16 and 18-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Sekiya et al. 6,583,775 B1.
- 5. In regard to claim 1, Sekiya discloses a driving circuit, depicted in figure 1, for a display device having a plurality of pixels. See column 6, lines 30-32, disclosing, "there is provided an image display apparatus, comprising a plurality of pixels arranged in a matrix". Sekiya further discloses that driving circuit is used for driving the light-emitting device in each pixel. See column 10, lines 58-60, disclosing, "The light emitting element OLED emits light with a brightness value which varies depending upon the amount of current supplied thereto."

Sekiya further discloses that the driving circuit comprises a light-emitting device driving unit coupled to the light-emitting device for providing a driving current to the light-

Art Unit: 2673

emitting device selectively. See column 10, lines 64-67, disclosing, "The second thin film transistor TFT2 controls the amount of current to be supplied to the light emitting element OLED in response to the brightness information written in the holding capacitor C."

Sekiya further discloses that the driving circuit comprises a discharging unit coupled to the light-emitting device driving unit for discharging the light-emitting device according to the voltage level of a control signal. See column 11, lines 29-33, disclosing, "When a third thin film transistor TFT 3 is placed into an on state with the control signal, the corresponding holding capacitor Cs discharges and the gate-source voltage Vgs of the second thin film transistor TFT2 becomes 0 V. Consequently, the current to flow to the light emitting element OLED is cut off."

Sekiya further discloses that such discharging occurs as soon as the light-emitting device driving unit provides a driving current to the light-emitting device. See column 11, lines 13-18, disclosing, "within a period of one scanning cycle after brightness information is written into the pixels PXL...the light emitting elements are placed into an extinguished state from a lit state."

6. In regard to claim 2, Sekiya discloses that the driving circuit may further include a light-emitting device selection unit coupled to the light-emitting device driving unit for receiving a scan signal and a data signal. See figure 1 and column 10, lines 60-63, disclosing, "The first active element TFT1 is controlled by the corresponding scanning line X and writes brightness information given thereto from the corresponding data line Y into the holding capacitor Cs included in the pixel PXL."

Art Unit: 2673

Sekiya further discloses that when the scan signal and the data signal are at logic level "1", the light-emitting device selection unit enables the light-emitting device driving unit to provide a driving current to the light-emitting device. See column 10, line 67 to column 11, line 4, disclosing, "The writing of the brightness information into the pixel PXL is performed by applying an electric signal (data potential Vdata) corresponding to the brightness information to the data line Y in a state wherein the scanning line X is selected." It is understood that a selected scanning line and a data line with brightness information are at a logic level "1".

- 7. In regard to claim 3, Sekiya discloses that the control signal uses the scan signal from the next pixel. See column 15, lines 15-18, disclosing an embodiment in which "no special stopping control line is provided, but duty control of the pixels PXL is performed making use of the scanning lines X1 to XN. To this end, inplace of the stopping control line drive circuit 23, a control circuit 23' is provided separately from the scanning line drive circuit 21." Further see figure 8 and note that control circuit 23' uses scanning lines from the scanning line drive circuit 21.
- 8. In regard to claim 4, Sekiya further discloses that the discharging unit discharges the light-emitting device when the scan signal on the next pixel is at a logic level "1" or a high voltage level. See rejection of claim 3 and column 16, lines 17-24, disclosing, "scanning line X is selected when the corresponding output of the control circuit 23' is H (high level) and the vertical clock signal VCK is VCK=H (high level)...the pixels connected to a scanning line X selected by the control circuit 23'stop the emission of light".

Application/Control Number: 10/065,566 Page 6

Art Unit: 2673

9. In regard to claim 5, Sekiya discloses that the discharging unit is coupled to a ground potential so that electric charges are discharged from the light-emitting device to the ground. Note in figure 1 that the source of TFT3 is connected to ground.

- 10. In regard to claim 7, see rejection of claim 1.
- 11. In regard to claim 8, Sekiya discloses that the gate terminal of the transistor is connected to the control signal terminal. See rejection of claim 1 and column 11, lines 25-27, disclosing, "The control signal is applied over a stopping control line Z... to the third thing film transistors TFT3". Note in figure 1 that the gate of TFT3 is connected to line Z.

Sekiya further discloses that the drain terminal of the transistor is connected to a ground potential so that electric charges in the light-emitting device discharge to the ground when the transistor is turned on by the control signal. See rejection of claim 5.

Note that the drain of TFT3 is connected to ground when TFT3 receives a control signal at its gate.

- 12. In regard to claim 10, see rejection of claim 1.
- 13. In regard to claim 12, see rejection of claim 1.
- 14. In regard to claim 13, see rejection of claim 2.
- 15. In regard to claim 14, see rejection of claim 3.
- 16. In regard to claim 15, see rejection of claim 4.
- 17. In regard to claim 16, see rejection of claim 5.
- 18. In regard to claim 18, see rejection of claim 1.
- 19. In regard to claim 19, see rejection of claim 2.

Art Unit: 2673

20. In regard to claim 20, see rejection of claim 3.

Claim Rejections - 35 USC § 103

- 21. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 22. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sekiya et al. 6,583,775 B1 in view of Hack et al. 2002/0030647 A1.
- 23. In regard to claim 11, Sekiya discloses an invention similar to that which is claimed in claim 11. See rejection of claim 1 for similarities. Sekiya does not disclose that the light-emitting device includes a molecular light-emitting diode.

Hack discloses in paragraph [0056], "in the preferred embodiments of the present invention, the phosphorescent emission is produced by the radiative emission from triplet excited states of phosphorescent molecules in the emissive layer. The phosphorescent molecules are excited to their triplet excited states by the energy provided by the recombination of the holes and electrons that are produced in the emissive layer when a voltage is applied across an OLED." These phosphorescent OLEDs are molecular light-emitting diodes, as best understood.

Hack further teaches the use of such phosphorescent OLEDs in paragraph [0013], "There is, in addition, a need to combine these improved lower cost pixel circuits with OLEDs that also have improved performance characteristics. In particular, due to the many benefits and advantages that are provided by OLEDs, especially including

Art Unit: 2673

overall energy efficiency, there has been much effort in recent years to find materials having still further improved OLED electroluminescent efficiencies...More recent work has demonstrated that OLEDs with higher power efficiencies can be made using organic molecules that emit light from their triplet state, defined as phosphorescence...phosphorescent OLEDs have a theoretical internal quantum efficiency of 100% ...As a consequence, since the discovery that phosphorescent materials could be used in an OLED, there has been much interest in developing displays that can effectively utilize the unusually high electroluminescent efficiencies that are possible for phosphorescent OLEDs."

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Sekiya by having the light-emitting device include a molecular light-emitting diode, as in the invention of Hack. One would have been motivated to make such a change based on the teaching of Hack that such diodes have "unusually high electroluminescent efficiencies" and "improved performance characteristics".

- 24. Claims 6, 9 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sekiya et al. 6,583,775 B1 in view of Filliman 5,255,220.
- 25. In regard to claim 6, Sekiya discloses an invention similar to that which is disclosed in claim 6. See rejection of claims 1 and 5 for similarities. Note in the rejection of claim 5 that Sekiya discloses that the discharging unit is coupled to a ground potential so that electric charges are discharged from the light-emitting device to the ground. Sekiya does not, however, disclose that the discharging unit is coupled to a

Art Unit: 2673

negative voltage so that electric charges are discharged from the light-emitting device to the negative voltage terminal.

Filliman discloses an invention in which discharge occurs when a transistor is connected to a negative voltage. See figure 3 and column 6, lines 21-23, disclosing that thetransistor Q1 "will discharge the storage node 305 if the write data input row to which terminal 302 is low (i.e., ground or negative)."

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Sekiya by having the discharging unit coupled to a negative voltage instead of ground so that the electric charges are discharged from the light-emitting device to the negative voltage terminal, as in the invention of Filliman. One would have been motivated to make such a change based on the teaching of Filliman that discharge will occur to a low terminal, which is also true of the invention of Sekiya, and based on the further teaching of Filliman that such a low terminal is a "ground or negative".

In regard to claims 9 and 17, see rejection of claim 6.

Conclusion

26. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Kimura 2003/0090447 discloses an invention which reads on at least the independent claims of the immediate application. See in particular figure 13.

Oomura 2003/0020413 A1 discloses an invention which reads on at least the independent claims of the immediate application. See in particular figure 1.

Art Unit: 2673

Yamagishi et al. 6,501,466 B1 discloses an invention which reads on at least the independent claims of the immediate application. See in particular figure 1.

Shih et al. 6,753,655 B2 discloses an invention very similar to the immediate application but has a later filing date.

Sung 6,677,713 B1 and Sung 6,680,580 B1 disclose inventions which read on much of that which is claimed in the immediate application. However, neither of the references has been used in rejections due to the common assignee and filing dates.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Laurel E LeFlore whose telephone number is (703) 305-8627. The examiner can normally be reached on Monday-Friday 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on (703) 305-4938. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2673

LEL

23 September 2004

BIPIN SHALWALA SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600 Page 11